



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/785,006	02/16/2001	Aaron Schoenfeld	303.259US3	5063

7590 12/28/2005

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.  
P.O. Box 2938  
Minneapolis, MN 55402

EXAMINER

PERT, EVAN T

ART UNIT PAPER NUMBER

2826

DATE MAILED: 12/28/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/785,006

Applicant(s)

SCHOENFELD, AARON

Examiner

Evan Pert

Art Unit

2826

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 17 October 2005.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 11-25,35-39 and 41-43 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 11-25,35-39 and 41-43 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |   |   |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)             | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)    | Paper No(s)/Mail Date. _____  |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____   | 6) <input type="checkbox"/> Other: _____                                    |

## DETAILED ACTION

### ***Claim Rejections - 35 USC § 112***

1. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 11-25, 35-39, and 41-43 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention:

Claims 11-25, 35-39, and 41-43 are rejected as prolix [MPEP 2173.05(m)], as including unnecessarily wordy and ambiguous recitations, particularly evoking wordy process limitations that do not clearly define *product scope*.

Applicant introduces wordy limitations into the pending already-wordy product claims in an attempt to overcome prior art, but the newly introduced wordy limitations are merely qualitatively (not quantitatively) directed to the process of making, and are certainly not “clearly directed to the product”:

Of course, applicant may properly draft a claim to a product by reciting process limitations, but only “*so long as it is clear that the claim is directed to the product and not the process*” [MPEP 2173.05(p)]:

In the instant case, all the claims are directed to “semiconductor die” that have “active circuitry” and a “buffer region” of “approximately 5 um or less” (between die edge and active circuitry), wherein a die edge has a certain profile of surfaces (i.e. a bi-level edge or a common planar edge), and the claimed die has an ambiguous side *surface quality*.

The *surface quality* is ambiguously claimed as a relative term of degree (i.e. "by a smoothing process from the lateral direction" or "polished") compared to prior art that "typically has a microscopically rough surface forming a plurality of chips, nicks or other irregularities 24 on the surfaces and edges of the die" [spec., p. 6, lines 6-13].

Ambiguously, US 5,913,104 (same assignee as the pending case) teaches that "cutting blades are often nickel-plated with a diamond grit cutting edge to insure smooth, clean cuts, with minimal fraying and splintering" [col. 1, lines 47-50], which is completely contrary to the rough edges that applicant implies as "all prior art" in applicant's page 6, lines 6-13.

All of the pending claims now include the *process* limitation that a side surface of a semiconductor die has "a lateral portion of the buffer region removed by a smoothing material removal process from the lateral direction." However, the phrase "having a lateral portion of the buffer region removed by a smoothing material removal process from the lateral direction" is not "clearly directed to the product" per MPEP 2173.05(p); this phrase in the claims is a relative term of ambiguous surface quality, which renders the pending claims indefinite:

The term "polished" or being "removed by a smoothing material removal process" in a *product claim* is an ambiguous product quality that is not defined by the claims; the specification does not provide a standard for ascertaining the requisite degree, and one of ordinary skill in the art would not reasonably understand the scope of the claimed invention.

For purposes of examination, any semiconductor die that has "a high quality side face surface which does not need polishing" is considered to fall within the scope of a semiconductor die that has a "polished side surface" or a die that has a side "removed by a smoothing material removal process," the direction of removal (i.e. from the lateral direction) being irrelevant and patentably insignificant as product limitation in this case, since the written description is void of a quantitative product limitation from "smoothing".

***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 11-16, 18-25, 35-38, and 41-43 are rejected under 35 U.S.C. 103(a) as being unpatentable over EP 0 678 904 A1 (Boruta) in view of US 5,408,739 (Altavela et al.) with US 4,804,641 (Arlt et al.).

The primary reference to Boruta discloses semiconductor die that have active circuitry on a first planar surface opposite a second planar surface (i.e. active circuitry on the side with test circuitry in the dicing lanes), with side surfaces having bi-level (comparing Species I to Fig 2D of Boruta) and flat (comparing Species II to Fig. 1B of Boruta) configurations, meeting the wordy limitations drawn to *relative orientation of* "surfaces" of semiconductor die with bi-level (i.e. claims 18, 20-25, 35, 36, 38, 41 and 43) and flat (i.e. claims 11, 12, 15, 16) side surfaces.

Boruta does not disclose an unused buffer area region around active circuitry on the semiconductor die, wherein the region is specifically "disposed within approximately 5 microns of an edge of the active region," or that side surfaces of diced die according to their invention are "polished" surfaces. However:

The Arlt et al. reference (US 4,804,641) discloses a problem known for the dicing of the Boruta reference in that "chippage" occurs at the cut edges from sawing [col. 1]. As explained by the Arlt et al. reference,

In the miniaturization of semiconductor components, it is important to save space and therefore the space on the surface of a semiconductor wafer should be utilized to the fullest extent. Consequently, the present invention seeks to reduce the width of the sawing track without reducing the quality or yield of the individual chips obtained from a semiconductor wafer by sawing [col. 1, lines 40-46].

To achieve the reduction in the sawing track, a narrow buffer region "of about 5 microns" is located around the active circuitry of a die, before cutting, and:

Due to the presence of the chippage stoppage border 1, the width of the saw track in the sawing region 7 can be reduced in size without reducing the quality or yield of individual semiconductor components. In this way, costly space on the semiconductor wafer can be saved and more semiconductor components can be manufactured per semiconductor wafer as a result [col. 3, lines 7-13].

It would have been obvious to one of ordinary skill in the art at the time of the claimed invention to adopt the dicing improvement of the Arlt et al. reference for practicing the dicing method of Boruta. One of ordinary skill in the art would have been motivated to adopt the dicing method improvement of the Arlt et al. reference for practicing the method of Boruta because, for example, "space of the semiconductor wafer can be saved," as explained by the Arlt et al. reference [see MPEP 2144].

Regarding claims 13, 19, 37 and 42, each of the die are rectangular, as is known in the art, because the scribe lines are conventionally perpendicular (such as shown by the cover Figure of the Arlt et al. reference).

While the Boruta reference does not teach that side surfaces of the cut die are "polished," applicant's term "polished" is indefinite per the rejection under 35 USC 112, set forth above (i.e. "polished" not being *quantified*), such that a side surface that "does not need polishing" in the prior art is substantially already "polished."

The Arlt et al. reference explains that extent of chippage at edges of a cut die:

depends on various sawing parameters such as quality of the saw blade, the age of the saw blade, the sawing rate, and the like. The chippage is also dependent upon parameters of the semiconductor wafers such as, for example, the doping of the semiconductor wafer in the sawing region, the type and number of surface layers, and similar factors [col. 1, lines 11-25].

Altavela et al. (US 5,408,739) discloses that a "dicing cut" made with "a resin blade" is "well known in the art of semiconductor dicing and can provide a very high quality [side] surface 90 which does not need further processing, such as polishing" [col. 6, lines 55-65].

Thus, the Altavela et al. references discloses that a "resin blade" gives a high quality cut that results in a surface that is indistinguishable from an ambiguously claimed "polished surface" because a cut surface from a "resin blade" does "not need to be polished."

It would have been obvious to one of ordinary skill in the art at the time of the claimed invention to adopt "resin blades," for practicing the dicing method of Boruta, since the blades give a high quality "polished" cut, as known in the art per Altavela et al.. One of ordinary skill in the art of semiconductor dicing would have been motivated to use a "resin blade," because a resin blade results in "a very high quality" side surface with "does not need to be polished." Since the side surfaces of the die do "not need to be polished," they are necessarily indistinguishable from applicant's ambiguously claimed "polished" sides that are a result of "a smoothing process" [see rejection under 35 USC 112 above].

In summary, applicant's claimed invention is not patentable under 35 USC 103(a) in view of the combination of Boruta, Altavela et al. and Arlt et al., wherein it would have been obvious to one of ordinary skill in the art at the time the claimed invention was made, to adopt the technique to avoid chippage when dicing as taught by Arlt et al. in the dicing technique of Boruta that removes test structures from the dicing lanes, using a high quality resin blade that gives a high quality edge surface that can be considered "polished."

One of ordinary skill in the art would have been motivated to adopt the technique of Arlt et al. that leaves a buffer of about 5 microns or less around the active circuitry of the chip, in order to "save space," and would be motivated to adopt a resin blade that gives a polished cut per the Altavela et al. reference, to minimize the chippage in Arlt et al. that could encroach the active circuitry inside the unused buffer region surrounding the active circuitry.



***Response to Arguments***

3. Applicant's arguments filed October 13, 2005 have been fully considered but they are not persuasive.

Applicant argues that the process limitation of "smoothing" a side "from a lateral direction" clearly defines a product limitation such as *surface quality* of the side to differentiate from prior art, yet this way of claiming does not distinguish from prior art because the surface quality (i.e. result of the process) is ambiguous.

Applicant mischaracterizes Boruta because only "two cuts" not "three cuts" are made. The layer 34 is dicing tape, not the semiconductor die.

Applicant points out various features of the references that examiner does not rely on in an effort to invalidate the rejection under 35 USC 103, which is unconvincing.

The pending claims to semiconductor die include recitations of:

- Edge profile (i.e. stepped or planar) → in Boruta
- Edge surface quality (i.e. removed by smoothing) → Ambiguous and/or anticipated
- Distance from edge to active circuitry → Motivation per MPEP 2144.

Applicant's claims are so wordy (i.e. prolix) that the 3 product features described above become lost in the wordiness of the claims:

There is nothing unexpected about the three features of a semiconductor die as claimed above:

The claimed edge profiles are clearly taught in Boruta.

The edge surface quality being desirably “smooth” or “polished” was taught long before applicant’s filing, and “smooth” or “from a smoothing process” is ambiguous anyway. Applicant’s own US 5,913,104 (same assignee as the pending case) teaches that “cutting blades are often nickel-plated with a diamond grit cutting edge *to insure smooth, clean cuts, with minimal fraying and splintering.*” This is evidence that the claimed smoothing is ambiguously and arbitrarily “smoother” than prior art, so how much smoother? How do we know how smooth to distinguish from prior art?

Finally, every “semiconductor die” has some distance to the edge from active circuitry (e.g. from “at the edge” such as for a laser diode, to “away from the edge” having an inactive boundary around the active circuitry, such as *explained* in Arlt et al.; nothing is unexpected about the die edge being close or far from active circuitry, since these are dependent on the overall size of the integrated circuit and its well known miniaturization trend. The dimensions of the die being different than prior art is simply not patentable since nothing is unexpected about applicant’s claimed dimension of a “5 um or less” unused semiconductor region between the die edge and active circuitry [MPEP 2144.04 IV].

### **Conclusion**

4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure:

US 5,913,104 (same assignee as the pending case) is cited for teaching that "cutting blades are often nickel-plated with a diamond grit cutting edge *to insure smooth, clean cuts, with minimal fraying and splintering*" [col. 1, lines 47-50], contrary to the rough edges that applicant implies as "all prior art" in applicant's page 6, lines 6-13.

US 5,151,389 is cited for teaching a semiconductor die diced "to exact tolerances without edge chipping" using a laser dicing with adjustment to get the diced side of the die to be perpendicular, rather than sloped with respect to major surfaces of the die.

US 5,786,237 is cited for disclosing a semiconductor die as part of a stack, wherein the side of the semiconductor die (as part of a stack) is "polished."

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Evan Pert whose telephone number is 571-272-1969. The examiner can normally be reached on M-F (7:30AM-3:30 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on 571-272-1915. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

ETP  
December 19, 2005

  
**EVAN PERT**  
**PRIMARY EXAMINER**